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Abstract— Adiabatic logic is an energy-efficient technique, 
however, the time required in the design, validation and 
debugging increases manifold for large-scale adiabatic system 
designs. In this endeavor, we present a Hardware Description 
Language (HDL) based modelling approach for 4-phase 
adiabatic logic design. The paper highlights the drawbacks of the 
existing approaches and proposes a new approach that captures 
the timing errors and detects the circuit’s invalid operation due 
to mutually exclusive inputs being violated. We develop a model 
library containing the function of the four periods used in the 
trapezoidal power-clock and the adiabatic logic gates. The 
validation and verification of the proposed approach were done 
on the ISO-14443 standard benchmark circuit, a 16-bit Cyclic 
Redundancy Check (CRC) circuit. The system modelled using 
HDL shows the timing agreement with the transistor-level SPICE 
simulations. The novel use of the four periods of a power-clock 
improves the robustness and reliability for the design and 
verification of large adiabatic systems. 
 Index Terms—adiabatic circuits, modelling, power-clock, 
timing verification, VHDL  
I. INTRODUCTION AND MOTIVATION 
Over the past 25 years, many energy-efficient fully 
adiabatic or quasi-adiabatic logic families have been proposed 
as an alternative low-power circuit technique where speed is 
of secondary concern [1]-[4]. They all are based on the same 
adiabatic principle [4], but the structures and complexity, 
differ from each other. Nevertheless, the verification of the 
functionality and the low energy traits of adiabatic logic in 
comparison to the non-adiabatic logic is conventionally 
performed using transistor-level SPICE simulations. But 
designing a large complex adiabatic system increases the 
design and validation time. Additionally, due to the 
complexity of synchronizing the power-clock phases [5], error 
debugging becomes difficult and time-consuming. This gives 
rise to a need for a versatile modelling approach that can be 
used, across the technology, to describe the adiabatic logic 
behaviour at a higher level of abstraction before SPICE 
simulations are performed for energy measurements. 
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To the best knowledge of the authors and the literature 
review undertaken, the first HDL modelling of adiabatic logic 
was done by M. Vollmer and J. Gotze in 2005 [6]. They 
described a CORDIC systolic array with precise timing using 
VHDL but did not model the dual-rail encoding of input and 
output signals and used only one global power-clock. A year 
later, Laszlo Varga et.al. [7] described two-level pipelining 
and scheduling of adiabatic logic. This approach mainly 
focussed on producing a pipeline schedule of the power-clock 
behaviour of the adiabatic logic only for a single-rail scheme. 
In 2010, David John Willingham in his PhD thesis [8] reported 
Asynchrobatic Logic modelling in Verilog. The author first 
demonstrated the idea on a single-rail scheme and then 
extended it to dual-rail. However, the author like the others 
did not model the power-clock in HDL and instead used a 
square waveform. Though they have all successfully 
demonstrated the behavioural aspects of the adiabatic logic 
circuits using HDL, none have calibrated their approach in the 
presence of invalid input cases, i.e. violating adiabatic 
principle. 
A. Contributions of this paper 
The work reported in this paper builds on the work done in 
the author’s previous publications [9], [10]. 
1) Here the authors demonstrate the errors associated with 
using a square waveform and compared it with the proposed 
approach for the chain of cascade NOT/BUF gates. 
2) The adiabatic primitives ‘Aand’ and ‘Aor’ logic gate truth 
tables were modelled and validated through the approach. 
3) The NOT/BUF VHDL code was further enhanced by 
removing an unnecessary elsif condition and appending more 
validation steps for checking invalid inputs. 
4) The proposed approach has been tested for larger fan-in 
gates and compatibility with Bennett clocking [11]. 
5) The reliability and robustness of the proposed modelling 
approach were verified for 16-bit CRC circuit [12]. 
B. Structure of the paper 
Section II of this paper presents the proposed approach 
deploying adiabatic logic. This section demonstrates the 
encoding of power-clock and dual-rail signals, gate-level 
modelling for ‘Aand’ and ‘Aor’ logic gates, encoding of 
invalid inputs and compatibility with Bennett clocking. 
Section III shows how the functionality is affected in the 
existing approaches by introducing intentional timing 
violations. The simulation result for the 16-bit CRC circuit 
using 4-phase adiabatic logic is presented in section IV. The 
paper is concluded in section V. 
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II. DIGITAL SIMULATION APPROACH FOR ADIABATIC LOGIC 
VHDL is used to model the 4-phase adiabatic logic to 
capture the circuit description. One of the advantages of the 
proposed approach is that the entire system design can be 
rapidly simulated with a logic simulator and can be interfaced 
and mixed with the non-adiabatic logic designs. 
A. Trapezoidal waveform and dual-rail inputs using VHDL 
To realize the trapezoidal power-clock in standard logic, a 
multi-level approach is proposed as depicted in Fig. 1. In the 
proposed approach, the Hold (H) and the Idle (I) periods of the 
power-clock are represented as a logic ‘1’ and logic ‘0’ 
respectively, whereas, the Evaluation (E) and the Recovery 
(R) period are encoded with an intermediate state marked as 
‘X’, for the duration of the ramp period. 
 
Fig. 1. Multi-level encoding (down) of the trapezoidal power-clock (up). 
The encoding of the four power-clock periods in standard 
logic requires four states [10]. Also, the four periods of the 
power-clock are defined as an edge function which is 
aggregated into a package named ‘Adiabatic_signal’. As an 
example, Fig. 2 shows the function defining the 
EVALUATE_edge. The HOLD_edge is defined as a transition 
from ‘X’ to ‘1’, RECOVERY_edge from ‘1’ to ‘X’ and finally 
IDLE_edge from ‘X’ to ‘0’. Here the signal type ‘std_ulogic’ 
is used as the proposed logic uses ‘X’ for the intermediate 
state. The package is shared in the NOT/BUF adiabatic logic 
VHDL model which is used to develop the cell library. 
 
Fig. 2. A user-defined function declaration of EVALUATE_edge. 
 
Fig. 3. Pulse input to multi-level adiabatic signals. Generation of mutually 
exclusive adiabatic input signals (IN, INb) and the power-cock (PC). 
We now generate the adiabatic inputs using the multi-level 
approach. The pulse input to the adiabatic conversion also 
requires four states. For simplicity, we forced the D flip-flop 
outputs externally using the clock signal ‘CLK’ as a two-bit 
counter generating four states as depicted in Fig.3. 
B. Gate-level Modelling 
To model the adiabatic logic gates, the HDL primitives are 
compared to an equivalent adiabatic gate based on the multi-
level encoding approach. Since our approach represents ‘z’ 
and ‘x’ as an invalid and intermediate state respectively, the 
primitive gates of Fig. 4 (a) are modelled as shown in Fig. 4 
(b). In Fig. 4 (b), the operation involving either of ‘x’ and ‘z’ 
with ‘1’ and ‘z’ produces an invalid output ‘z’. Also, the 
operation involving ‘z’ with ‘0’ produces an invalid output 
marked with ‘z’. The tables in Fig. 4 (b) are used to write a 
user-defined primitive for AND and OR as a function in 
VHDL. The functions utilize the case statement control 
structure and are named ‘Aand’ and ‘Aor’ in the 






Fig. 4. Basic logic AND and OR gate truth-table (a) primitive (b) adiabatic 
modelled. The outputs in red indicate the amended for adiabatic logic. 
A fragment of the VHDL description of the NOT/BUF 
adiabatic gate is shown in Fig. 5. The code shows the 
behaviour of the four periods explicitly. Under the evaluation 
period, the only valid condition is when PC is in state ‘X’ and 
input is transiting from state ‘X’ to ‘1’, (i.e. HOLD_edge) and 
the rest are invalid conditions. During the hold period, the 
only valid condition is when PC is in state ‘1’ and the input is 
transiting from state ‘1’ to ‘X’, (i.e. RECOVERY_edge) and 
the rest are invalid conditions, similarly for the recovery 
period. Apart from checking the invalid input condition in 
each of the four periods, an invalid state is also checked for in 
cascade designs. Here the PC and the inputs are 90o out of 
phase and hence we use an ‘edge’ sensitive check for the input 
and a ‘level’ sensitive check for the PC in the HDL model.  
C. Modelling invalid inputs 
The operation of the adiabatic logic gates is complex to 
model accurately due to the two cross-coupled inverters 
forming a latch [12], which retains the last value stored on the 
two output nodes. For example: if the mutually exclusive 
adiabatic inputs are both at logic ‘0’ (indicating an invalid 
state), the adiabatic outputs will retain the last value stored, 
thus making it difficult to debug in large-scale systems, 
especially in the case when functionally, logic ‘1’and ‘0’ is 
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expected on the two output nodes. For the inputs at logic ‘1’ 
(again an invalid state), the output nodes will try to charge via 
the input transistors, and at the same time, the cross-coupled 
nMOS transistors will discharge it to the ground. Therefore, 
the output nodes get capacitively coupled and will settle at 
some intermediate value. The above two invalid conditions 
can be seen in the SPICE simulation of Fig. 6 (a).  
 






Fig. 6. Simulation of PFAL NOT/BUF gate [2] for invalid conditions (a) 
SPICE. (b) VHDL model differentiating between logic ‘0’ and logic ‘1’. 
Whereas in our approach shown in Fig. 6 (b), when the 
mutually exclusive inputs are at logic ‘1’, the output nodes 
will be capacitively coupled to an invalid state denoted by ‘z’, 
and when at logic ‘0’ the output nodes remain at logic ‘0’. As 
a result, our approach not only models the invalid dual-rail 
inputs but also helps in identifying the invalid inputs. 
D. Scalability to higher fan-in gates 
Having large fan-in gates allows a significant reduction in 
latency, energy and area, however not all adiabatic logic 
families exhibit the same benefit [5]. Here the authors are 
more concerned about functional and timing verification. 
hence, to demonstrate the validity of our proposed approach 
scaling to large fan-in gates whilst maintaining the same 
latency with that of the SPICE simulations, a 10-input XOR 
logic gate [5] was constructed and simulated. The 
complementary inputs are not shown in Fig. 7 but are coded 
and represented as Fig. 3. The simulation result shows that the 
proposed approach can be easily used for large fan-in gates. 
 
Fig. 7. Simulated waveforms for the10-input XOR/XNOR gates.  
E. Bennett Clocking Compatibility and Other Effects 
The versatility of our approach is the compatibility with 
Bennett clocking scheme [11]. Here the evaluation and 
recovery period exists only when the inputs are at the same 
logic level. The results are shown in Fig. 8 corresponds to the 
result of the first three stages of the 4-stage cascade buffer 
chain depicted in Fig. 9 (a). The complementary input ‘INb’ is 
at logic ‘0’, producing the complementary outputs (Q01b -
Q03b) as logic ‘0’, hence they have been omitted in Fig. 8. 
The encoding of the logic states in HDL is like the trapezoidal 
PC shown in Fig. 1. However, due to the variable hold and 
idle periods, here, the PCs and the adiabatic input are 
generated using a BCD counter. The VHDL code in Fig. 5 was 
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amended with the elseif conditions in all the 3 periods 
(evaluation, hold, recovery) on lines 5, 7, 15, 17, 25 and 27. 
For example, in the evaluation period, when PC=‘X’ and 
IN=‘1’, one of the outputs follow PC and the other will be 
logic ‘0’ and vice-versa for the inputs, IN=‘0’ & INb=‘1’. The 
rest of the user-defined adiabatic signals as well as the 
adiabatic ‘Aand’ and ‘Aor’ gates remain unchanged.  
 
 
Fig. 8. Bennett clocking waveform for 3-stage cascade buffer chain circuit. 
To provide a solution related to issues such as the floating 
node problem, transistor count, sensitivity to process 
variations and low voltage operation, an adiabatic circuit 
designer is tied into undertaking low-level circuit simulations 
in SPICE. In the same line of thinking the leakage power is 
another concern for deep sub-micron technologies. Moreover, 
the Non-Adiabatic Losses (NAL) arising due to the threshold 
voltage degradation causes energy to increase and is different 
for different adiabatic logic families [5], [12]. At the 
functional level, all the above effects will not alter the 
functionality unless wrong inputs/connections are provided.  
III. ERROR IN ENCODING OF EXISTING APPROACH 
The existing modelling approach uses voltage-level 
encoding [10] for adiabatic logic, similar to the non-adiabatic 
logic designs. Here, the logic ‘1’ corresponds to the hold 
period and logic ‘0’ corresponds to the idle period. The 
remaining two periods, evaluation and recovery one changing 
from logic ‘0’ to ‘1’ and the other from ‘1’ to ‘0’ respectively, 
have been merged with the hold and idle periods respectively.  
Thus, to calibrate our proposed approach, in case, if either 
the input or the power-clock arrives early or gets delayed the 
two output nodes should discharge to the ground, identifying 
an invalid input that has occurred and the approach follows the 
adiabatic principle. Fig 9 (a) shows the 4-stage cascade 
NOT/BUF chain designed using PFAL. As the complementary 
input ‘INb’ is at logic ‘0’, all the complementary outputs will 
be at logic ‘0’, hence they have been omitted in Fig. 9 (b) and 
(c). The gate working in phase 1 of PC (PC1) produces the 
first stage output denoted as ‘Q01’ and ‘Q01b’. The fourth 
stage works in phase 4 of PC (PC4) produces the final stage 
outputs denoted by ‘Q0’ and ‘Q0b’. It can be seen in Fig. 9 (b) 
that for the delayed input condition, the outputs follow the 
adiabatic principle by generating logic ‘0’, however, when the 
input arrives early, the output follows the PC, thus violating 
the adiabatic principle. Therefore, in the existing approach, a 
timing window exists between the input and the PC for the 
correct circuit and timing operation. The same condition can 
occur if the PC is either delayed or arrives early.  
It can be seen from Fig. 9 (c) that the proposed approach 
will fail if the wrong input signal or the PC (delayed or arrived 
early) is supplied. This gate generation failure will be similar 
to that of the SPICE simulation. The proposed approach is 
much more accurate, however, it generates a glitch for the 
delayed input condition, which reduces as it is passed through 
a cascade gate. The glitch arises due to the signal ‘X’ being 
used for encoding both the evaluation and recovery period. It 
can however be removed if two different signals such as ‘U’ 
and ‘X’ are used for encoding the two ramps. However, this 
glitch is insufficient to cause any functionality and timing 







Fig. 9. (a) Schematic of the 4-stage cascade buffer chain. (b) Simulated 
waveforms of input timing variations for the existing approach using 
square-waveform. (c) Simulated waveform using the proposed approach. 
IV. SIMULATION RESULTS 
The 4-phase adiabatic logic family used for the SPICE 
simulation is PFAL [2]. The SPICE simulations were 
performed using the Cadence EDA tool for commercially 
available 180nm CMOS technology at 1.8V power supply.  
For all the other adiabatic gates such as AND/NAND, 
OR/NOR, XOR/XNOR and MUX/DeMUX the VHDL 
behaviour is described by combining the functional part and 
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the adiabatic NOT/BUF gate. The collection of all the logic 
gates described in VHDL formed the cell library. Using our 
home-grown cell library, the structural model of a 16-bit CRC 
circuit for a 16-bit message word was successfully verified. 
The block diagram and the working of the 16-bit CRC circuit 
are given in [12]. Similar simulation setups were maintained 
for both the SPICE and VHDL analysis for uniformity and 
proper comparability. The CRC is initialized using the reset 
input 'RES' which resets the counter to the “0000” state and 
load the pre-set value of “0x6363” to the CRC datapath. The 
16-bit message, M(x) is sent serially. When the ‘RES’ signal 





Fig. 10. Simulation results for 16-bit CRC for 16-bit message length (a) 
SPICE (b) proposed VHDL approach.   
Fig. 10 (a) and (b) show the SPICE and the VHDL 
simulation waveform respectively. The SPICE simulation 
takes 117% longer than the VHDL ModelSim simulator. Also, 
the VHDL results show the precise timing model when 
compared to the SPICE results. However, the VHDL 
implementation shows a larger delay at the start of the 
simulation compared to the SPICE. This is because the pulse 
inputs are converted to the adiabatic inputs, whereas, in the 
transistor level design the inputs are given based on the 
requirement of the PC input phase, however, this was deemed 
unnecessary as it would not add to our findings, as this is a 
mere setup latency. 
V. CONCLUSION 
The versatility of the proposed approach is the compatibility 
with the Bennett clocking and its applicability to the single-
phase and 2-phase adiabatic logic families with the 
prerequisite of more states required to encrypt the variable idle 
and hold periods. The simulation results for the chain of buffer 
circuits demonstrate that the proposed approach works 
correctly at the functional and timing levels and obeys the 
adiabatic principle. With the simulation results of the ISO 
14443 benchmark circuit, 16-bit CRC, the proposed approach 
exhibits precise timing and validates the functional 
performance with the SPICE simulations. Thus, our proposed 
approach shows the possibility of efficient design for painless 
and accurate functional and timing characterization of a high-
end complex adiabatic system. 
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